I am hardware designer working in Paris, France. I develop hardware architecture in VHDL, Verilog, System Verilog language. I work on Microsemi, Altera, Xilinx FPGA. I master the tools of Xiliinx, Altera, and Microsmi.
I master also C++, python, and scripts which I am using daily.