Verilog project which needs prime time and design compiler

Closed Posted 4 years ago Paid on delivery

$30-250 USD

Paid on delivery

Closed Paid on delivery

Hi, I need help with a Verilog project with synthesis and optimization using Design Compiler and fix the timing violations using Primetime. Could you please let me know if you are interested.

Verilog / VHDL FPGA Engineering

Project ID: #22809155

About the project

1 proposal Remote project Active 4 years ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs

1 freelancer is bidding on average $444 for this job

Fpgageek's Profile Picture
Fpgageek

Hi I have been working on Verilog-VHDL and Xilinx and Altera FPGAs by more than 6 years. I can complete your project on time. Please let me know if you wanna work with me.. Thanks

$444 USD in 2 days
(33 Reviews)
6.1
Post a project like this