Piccolo cipher implementation in VHDL/Cryptography - 05/08/2018 19:27 EDT

Hi there!

I'm based in Hyderabad, India. This project is related to cryptography. I have attached a pdf containing information relevant to this project which can be found in the pages between 342 to 355.

The code has already been developed but I'm unable to procure the final result. ( As i can see that the individual modules are successfully executing but the final result doesn't appear which you can help me in debugging the same )

Note: Problem in debugging the code

Language used : VHDL

Skills: Electrical Engineering, Engineering, FPGA, Verilog / VHDL

See more: simon cipher wiki, lightweight cryptography wiki, simon and speck, implementation code vhdl sur xc3s200ft256, data ascii vhdl implementation, fpga pci implementation vhdl, implementation games vhdl fpga, pal ntsc conversion vhdl implementation, vhdl implementation, adc vhdl implementation spartan, mips vhdl implementation, dac implementation vhdl, vhdl spartan dac implementation, fpga implementation stream cipher, podem algorithm implementation vhdl, qpsk implementation vhdl, mips implementation vhdl, qpsk error correction implementation vhdl, java cryptography implementation ecc openssl, implementation vhdl code spartan

About the Employer:
( 0 reviews ) Ireland

Project ID: #17513158

Awarded to:


I have long experience with FPGA and VHDL . I work with both intel and Xilinx FPGAs , SoC and SOPC. I use Quartus II and Vivado IDEs accordingly. I test timing compliance through timing analysis . I deliver tested More

€34 EUR in 3 days
(15 Reviews)

9 freelancers are bidding on average €137 for this job


Dear sir I have more than 10 years experience in digital design using vhdl, please check my profile also please message me so that we can discuss Best regards

€200 EUR in 3 days
(366 Reviews)
€155 EUR in 3 days
(46 Reviews)
€155 EUR in 3 days
(14 Reviews)

hi -------------------------------------------------------------------------------------------------------------------------------------------

€133 EUR in 5 days
(0 Reviews)

if you are really interested in getting this done by an industry experienced professional , you can consider me for the task. I have worked at various IP companies as design and verification engineer.

€111 EUR in 2 days
(0 Reviews)

Hi am vikram from hyderabad. Having 12 years experience in VLSI, i can easily debug and help you in the way as you expected.

€111 EUR in 2 days
(0 Reviews)

Dear, I am an electrical engineer with 5 years of experience in electronics. Please take a look my LIn profile: [login to view URL] I worked on complex projects for industrial, medical and au More

€111 EUR in 5 days
(0 Reviews)

Expert in HDL and 100% guaranteed delivery and satisfaction. Hardware designer in silicon valley with experience implementing VHDL code on hardware and debugging complex systems.

€222 EUR in 7 days
(0 Reviews)