Outsource fpga programming jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    2,643 outsource fpga programming jobs found, pricing in CAD
    FPGA load Flash 6 days left
    VERIFIED

    loading a Xilinx SPI flash from external serial source using FPGA

    $561 (Avg Bid)
    $561 Avg Bid
    2 bids

    ...DE10-Nano board from Terasic. I am trying to changing the FPGA code DE10-Nano board to add our H/W interface to it. I have trouble to get the correct starting point for the FPGA that will be used with Linux. If you are expert with this board, please help us to provide support to us. Who am I: I am a FPGA design expert, but know nothing about DE10-Nano. I

    $38 / hr (Avg Bid)
    $38 / hr Avg Bid
    5 bids

    I am looking for people who can get me Direct Client (No Brokers, ...looking for people who can get me Direct Client (No Brokers, No consultants, No Middle-man) who outsource Voice Survey Campaigns for my call center. It should be B2C (Business to Customer) process only. For example i am looking for clients who outsource Online Education Process (USA)

    $28 - $235
    $28 - $235
    0 bids
    VHDL FPGA Project 4 days left
    VERIFIED

    ...Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to the real as

    $178 (Avg Bid)
    $178 Avg Bid
    5 bids

    i already have the 90% of the code just need to finish 10% and guide me on running the code my my board

    $93 (Avg Bid)
    $93 Avg Bid
    8 bids

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $133 (Avg Bid)
    $133 Avg Bid
    9 bids

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $192 (Avg Bid)
    $192 Avg Bid
    5 bids

    ...given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results should be demonstrated on MATLAB by comparing MATLAB result with Xilinx@ System Generator result for above specified 3 images with different

    $187 (Avg Bid)
    $187 Avg Bid
    2 bids
    $471 Avg Bid
    5 bids

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $105 (Avg Bid)
    $105 Avg Bid
    3 bids

    Responsibilities: 1. Engaged in ARM embedded software development (zynq7000 platform development); 2. Debugging WiFi driver and USB driver 3. Build and compile the ke... Build and compile the kernel driver environment 4. Realize the interaction between PS and PL 5. Porting algorithms to embedded platforms (including but not limited to ARM, FPGA, etc.)

    $3286 (Avg Bid)
    $3286 Avg Bid
    16 bids

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $119 (Avg Bid)
    $119 Avg Bid
    5 bids

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $239 (Avg Bid)
    $239 Avg Bid
    7 bids

    ...deconding and encoding. this will be run on an MyRIO unit so should either be written for this or easily ported from another DAQ system. Ideally it would utilise the RT Module and FPGA Module and operate with as little overhead as possible. The VI should be able the, in terms of the decoder, output a string or timestamp with the current real time LTC timecode

    $463 (Avg Bid)
    $463 Avg Bid
    5 bids

    How does the parking system work? The p...that i am authorized to park only at level 2 and there is only for example 7 vacant lots for staff in level 2. The system is : FPGA ;Nexys 2 spartan 3E, Camera connected to the FPGA, And the monitor connected via VGA to the FPGA, The gates(pairs of IR sensors) in a bread board as illustrated in the abstract.

    $1033 (Avg Bid)
    $1033 Avg Bid
    3 bids

    Need help program FPGA with Artix-7 using Verliog.

    $169 (Avg Bid)
    $169 Avg Bid
    5 bids
    $27 / hr Avg Bid
    3 bids

    ARM firmware with LINUX for DE10-Nano board A. Play with the evaluation board 1. Project Owner will provide a P0496 ARM Processor base on Cyclone V SE FPGA computer board (DE10-Nano board). The board will have Ethernet port and SD card. 2. Developer needs to prepare LINUX Kernel to run on embedded computer board with Ethernet TCP/IP to connect with

    $5456 (Avg Bid)
    $5456 Avg Bid
    21 bids

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $236 (Avg Bid)
    $236 Avg Bid
    1 bids

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1645 (Avg Bid)
    $1645 Avg Bid
    3 bids

    I am looking for a freelancer who can help me with my tax and book keeping management. The chosen person to do this would have to be willing to go BIR and other government offices in order to get the job done.

    $256 (Avg Bid)
    $256 Avg Bid
    5 bids

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $713 (Avg Bid)
    $713 Avg Bid
    15 bids

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $76 (Avg Bid)
    $76 Avg Bid
    14 bids

    We have an in-house trading application which we intend to move to FPGA, using metamako or solarflare fdk

    $108 / hr (Avg Bid)
    $108 / hr Avg Bid
    1 bids

    Its a small assignment. If you are an expert and have worked on it before. text me

    $174 (Avg Bid)
    $174 Avg Bid
    9 bids

    Hi TIV LAbs, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Have you worked on the nexys 4 ddr fpga board?

    $50 (Avg Bid)
    $50 Avg Bid
    1 bids

    ...looking for someone who can design a FPGA based X13bcd miner to mine X13bcd based coins like BCD. The design should be adaptable for possible changes in the X13bcd algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $3100 (Avg Bid)
    $3100 Avg Bid
    10 bids

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the play...demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $502 (Avg Bid)
    Featured
    $502 Avg Bid
    3 bids

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $251 (Avg Bid)
    $251 Avg Bid
    8 bids

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $202 (Avg Bid)
    $202 Avg Bid
    6 bids

    Need to outsource Social Media Marketing for my SEO Agency Spectrum SEO

    $7 / hr (Avg Bid)
    $7 / hr Avg Bid
    29 bids

    Need to Build the FPGA to HPS DMA code in Arria 10 Intel-Altera FPGA

    $529 (Avg Bid)
    $529 Avg Bid
    2 bids

    fpga pattern generator connected to a pc starting from an evaluation board and an HDL from TI.

    $411 (Avg Bid)
    $411 Avg Bid
    8 bids

    I need to perform video compression using FPGA My final aim is to get a .bit or to .bin file so that I can burn the image to my fpga and simply voila.. Kindly visit this link in order to get an insight to the board that I will be using… [login to view URL] I want video to

    $213 (Avg Bid)
    $213 Avg Bid
    4 bids

    I have my FPGA Xilinx Artix 7 XC7A50T development platform for my personal project. It has DDR3, Hi-speed ADC, Hi-speed DAC, UART, SPI(x2), IIC, and an Ethernet MAC. I need a complete design with microBlaze. I can provide a small example xpr prj but not yet finished. I need someone to configure and link the ip together and have it finally synthesis

    $254 (Avg Bid)
    $254 Avg Bid
    9 bids

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $30 (Avg Bid)
    $30 Avg Bid
    12 bids

    I'm trying to port PYNQ over to a diligent board that is not directly supported. I'm hoping somebody has already done this that would be willing to share their SD card files with me to save me the trouble. I'm looking for PYNQ version 2.2 or 2.3. Please and thankyou.

    $193 (Avg Bid)
    $193 Avg Bid
    3 bids

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    $356 (Avg Bid)
    $356 Avg Bid
    11 bids

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $314 (Avg Bid)
    $314 Avg Bid
    3 bids

    Need agents to outsource my SEO company to, affordable costs and high-quality work is a must

    $5 / hr (Avg Bid)
    $5 / hr Avg Bid
    90 bids

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $24 / hr (Avg Bid)
    $24 / hr Avg Bid
    12 bids

    vlsi coding using QUARTUS II software FPGA

    $26 (Avg Bid)
    $26 Avg Bid
    3 bids

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $4505 (Avg Bid)
    $4505 Avg Bid
    11 bids

    ...Piazo Printhead. I am looking for a engineer with experience in sending Digital Data to a DAC setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that

    $137 (Avg Bid)
    $137 Avg Bid
    2 bids

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    $59 (Avg Bid)
    $59 Avg Bid
    4 bids

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    $846 (Avg Bid)
    $846 Avg Bid
    9 bids

    We are Hiring Good Programmer in FPGA, GPU, CUDA, MATLAB for our Company. (Removed by Freelancer.com Admin)

    $495 (Avg Bid)
    $495 Avg Bid
    9 bids

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    $186 (Avg Bid)
    $186 Avg Bid
    7 bids

    ...be 3 different block RAMs, or 2 block RAMs and “LUTRAM” created by using a logic block as RAM). Your CAD tool should attempt to find a solution that minimizes the area of the FPGA needed to fit each benchmark circuit....

    $146 (Avg Bid)
    $146 Avg Bid
    1 bids

    ...be 3 different block RAMs, or 2 block RAMs and “LUTRAM” created by using a logic block as RAM). Your CAD tool should attempt to find a solution that minimizes the area of the FPGA needed to fit each benchmark circuit....

    $537 (Avg Bid)
    $537 Avg Bid
    3 bids